FIG.1




FIG.2




FIG.3

	ACT	STB	SLP
CKT1 (CPU)	50mW	20mW	0mW
CKT2 (FPU)	100mW	50mW	0mW
CKT3 (DSP)	30mW	10mW	0mW
CKT4 (RF)	150mW	0mW	_ OmW

FIG.4




FIG.5




FIG.6




FIG.7

i	TIME	CKT1 (CPU)	CKT2 (FPU)	CKT3 (DSP)	CKT4 (RF)	PWR
	0		Тѕтв	SLP	T	100mW
	1	ACT	ACT			150mW
	2		†	STB	CTD	60mW
	3				STB	30mW
	4	SLP	SLP	ACT		30mW
	5	STB				50mW
	6	SLP	SLP	SLP	ACT	150mW

FIG.8




FIG.9

CHPKNL




FIG.10




FIG.11




FIG.12




FIG.13

